

International Journal of Latest Trends in Engineering and Technology Vol.(16)Issue(1), pp.069-073 DOI: http://dx.doi.org/10.21172/1.171.11 e-ISSN:2278-621X

GABOR FILTER USING VEDIC MATHEMATICS

Kavya S¹, Santhosh Babu K.C²

Abstract- Now a days most of the processors essentially contain multipliers as its base element. Speed of the processors depends on the speed of multiplier. Addition, multiplication and signal delay is necessary to design filters. Sixteen sutras are old fashioned Vedic mathematics, out of them Urdhva Triyakbhyam sutra are observed which is applied for filters. This sutra is mainly used to multiply numbers in crosswise manner, where conventional multiplication takes a excess time to multiply numbers and calculate the product and UT is used improve speed of the processor. The Urdhva Triyabhyam and conventional multiplication techniques are compared in terms of power, time delay and area. This presents the design of multipliers using Urdhva Triyakbhyam and has been coded in Verilog language, it is synthesised and simulated using cadence software.

Keywords – vedic mathematics, Uradhava Triyakbhyam technique, verilog, cadence software.

I. INTRODUCTION

Multiplication plays a fundamental operation in arithmetic. Multiply and accumulate operations are used in many digital signal operations like FFT, DFT, convolution and arithmetic and logic unit of microprocessors. In many DSP applications, the Multiply Accumulate unit is a major contributing factor to the critical path delay and will affect the performance of application. Low values of time delay and power consumption are the major specification for many applications. This paper describes high –speed, area efficient and lower power Vedic multiplier.

The Vedic multiplier is based on the vedic multiplication formulae called Sutras. Urdhva Triyakbhyam Sutra is a general multiplication sutra applicable to all cases of multiplication. The meaning of Urdhva Triyakbhyam is vertically and crosswise. The end digits of two lines are multiplied and the output is summed with the previous carry. Initially the carry-in is taken to be zero. When there are more lines in single step, all the outputs are summed to the previous carry. LSB of the number will one of the final output digits and the rest will act as the carry in for next step.

VEDIC MATHEMATICS

Vedic mathematics is the ancient system of mathematics which has a unique technique for fast mental calculations, based on 16 sutras. This is a different technique all together and is considered very close to the way a human mind works. A large amount of work has so far been done for understanding these sutras. As the mathematical operations using Vedic methods are fast, we can improve the computational speed to perform fast arithmetic operations in the processor. These algorithms simulated in software and converted into dedicated hardware multipliers can be used to design arithmetic unit in DSP processors and numeric co processors. The basic idea is to divide and conquer the large multiplication by exploiting the parallel processing capabilities which are inherent in Very High Speed Integrated Circuit Hardware Description Language (VHDL). Vedic mathematics is mainly based on 16 sutras which

^T Department of Electronics and Communication Engineering, PES College of Engineering, Mandya, Karnataka, India

² Assistant Professor, Department of Electronics and Communication Engineering, PES College of Engineering, Mandya, Karnataka, India

deals with various branches of mathematics like arithmetic, algebra, geometry etc., Jagadguru Shankaracharya Bharathi Krishna Teerthaji Maharaja (1884-1960) comprised all this work together and gave its mathematical explanation. After extensive research in Atharva Veda Swamiji constructed 16 sutras and 16 upa sutras. Vedic mathematics deals with several basic as well as complex mathematical operations. The methods of vedic mathematics are extremely simple and very powerful.

The 16 sutras are:

- 1) (Aunrupye)Shunyamanyat -If one is in ratio, the other is zero.
- 2) Chalana-kalanabhyam -Differences and similarities
- 3) Ekadhikina Purvena -By one more than the previous one
- 4) Ekanyunena Purvena -By one less than the previous one
- 5) Gunakasamuchyah -The factors of the sum is equal to the sum of factors
- 6) Gunitasamuchyah -The product of the sum is equal to the sum of the product.
- 7) Nikhilam Navatashcaramam Dashtah -All from 9 and last from 10
- 8) Parvarya yojayet -Transpose and adjust.
- 9) Puranapuranabhyam -By the completion or no completion
- 10) Sankalana-vyavakalanbhyam -By addition and by subtraction
- 11) Shesanyankena-Charamena -the remainders by the last digit.
- 12) Shunyam Saamyasamuccaye -when the sum is the same that sum is zero
- 13) Sopaantyadvayamantyam -the ultimate and twice the penultimate
- 14) Urdhva Triyabhyam -vertically and crosswise
- 15) Vyashtisamansith -part and whole
- 16) Yaavadunam -whatever the extent

I. PROPOSED ALGORITHM

Vedic multiplier algorithm -

One of the sutra under vedic mathematics is Uradhava Triyakbhyam. UT sutra is a general multiplication formula applicable to all cases of multiplication. It literally means, "Vertical and Crosswise". The work has proved the efficiency UT vedic method for multiplication which strikes a difference in the actual process of multiplication itself. It enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm with the compatibility to different data types. These Multipliers have an important effect in designing arithmetic, signal and image processors. Many mandatory functions in such processors make use of multipliers. (For example, the basic building blocks in Fourier transforms (FFT's) and MAC).

A. 2*2 Vedic Multiplication

Ste	p 1	Ste	p 2	Step 3	Step 4
2	5	2	5	2 5	2 5
2	1	2	1	2 1	2 1
		4		4 (12)	5 2 5
		(2*2)=4	(2*1	+(2*5)=12	(5*1)=5

Fig 1: UT technique for 2*2 Multiplication

4*4 Vedic Multiplication

Step 1	Step 2	Step 3	Step 4	Step 5	Step 6	Step7
0000 0000	$\stackrel{0\ 0\ 0\ 0\ 0}{\times}$	$\overset{0\ 0\ 0\ 0\ 0}{\underset{0\ 0\ 0\ 0\ 0}{\overset{0\ 0\ 0\ 0}{\overset{0\ 0\ 0\ 0}{0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 \\ & & & \\ 0 & 0 & 0 & 0 \end{smallmatrix}$	$\begin{array}{c} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$

Fig 2: UT technique for 4*4 Multiplication

III. EXPERIMENT AND RESULT

The data is analysed in terms of timing power and area using cadence software. The output waveform and the schematic are also obtained. Here the result from the cadence is compared with the results of Xilinx ISE. The input and output waveform for the considered data is as shown in Fig 3 and Fig 4. Here x0-x7 and h0-h7 indicates the input and y0-y14 indicates output.

Applications Places Syst	tem 🥫 🧃	2	🕧 🧌 🛃 Mon Mar 2, 12:50 PM			
S Waveform 1 - SimVision - 1						
Elle Edit View Explore Forma	Singlation	Andows Help	cāde			
88 8 8 0 N X	ODX:	990 - 68 -	🗳 - 🕂 Send To: 🗽 🔆 🗟 🗱 🛄 📰 🗉			
Search Names: Signal -	- 16 M	Search Times: Value - 🖌 🖞				
Na TineA + = 100,000 • ps+	🎘 Times + + 100,000 🚽 (s+ 82)					
Baseline *= 0		Baseline = 0	TimeA = 100.00			
Nare Or	Cursor Ov	0 10,000ps 20,000ps 20,000ps 40,000ps 50,000ps 60,000ps	70,000ps 80,000ps 90,000ps			
🔜 🖻 🥐 Holbrol	.y 1	1				
📑 🗄 🥐 Pribal	'h 2	2				
😑 🕒 🗣 h2 3 0	. т .з					
E S Halard	12.4					
😨 🕀 💑 Pelisol	'A 5					
E Service	.7 E					
🔲 🖶 👘 Helbi ol	'A 7					
ED 🏠 H7[3:0]	. 7 .8	8				
🖽 🦢 xola di	'A 1	1				
🖽 😘 xi paj	.F 5					
🗎 🚳 xabal	' <u>5</u> 3					
🗎 🐨 xabal	' <u>5</u> 4	4				
🕀 🧐 x4[3:0]	'£ 5	5				
🗈 🐨 x5 3 0	ъ.e	6				
🕀 🏤 xe(3.0)	'h 7	7				
🕀 🧐 x7[3:0]	20.0					

Fig 3: Input waveform



Fig 4: Output waveform

Fable -1	Experiment	Result
----------	------------	--------

Parameter	Convolution with normal multiplier	Convolution with UT multiplier
Propagation Delay	48.57nss	22.306ns
Power	97mW	81mW

Table 1 show the comparison between the convolution with the normal multiplier and convolution with UT multiplier from the table we can observe that UT multiplier consume less power and and it has less delay when compare to normal multiplier.

IV.CONCLUSION

The proposed Multiplier design using Urdhva-Triyakbhyam sutra of vedic mathematics, being the key component of Arithmetic and Logical Unit, Multiplier and accumulate units, determines the performance and throughput of the applications. Generally, the vedic multipliers are much faster than the conventional multipliers. This gives us scheme for hierarchical multiplier design. So, the design density gets condensed for inputs of large number of bits and modularity gets augmented. Urdhva-Triyakbhyam, Nikhilam and Anurupye sutras are such vedic sutras which can reduce delay, power and hardware requirements for multiplication of numbers. Hence the designed multiplier and the MAC unit for the filters can be used in various applications like digital signal processing, VLSI signal processing, encryption and decryption algorithms in cryptography etc. The proposed design can further be implemented for 16x16, 32x32 multipliers.

REFERENCES

- S M Khairnar, Sheethal Kapade, Naresh Ghorpade, "Vedic mathematics- Cosmic software for implementation of fast algorithms", IJCSA-2012.
- [2] G Vaithiyanathan, "Implementing of squaring operation using vedic mathematics in VHDL code", International Journal of Engineering Research and Applications (IJERA), Vol. 2, Issue 3, May-Jun 2012
- [3] Mrs Pushpalatha Verma, Dr K K Mehetha, "Implementation of an efficient multipliers based on vedic mathematics using EDA tool", Conference paper 2012.
- [4] Rana Mukherji, Amit Kumar Chatterji, Manshitha Das, "Implementation of efficient multiplier architecture based on ancient indian vedic mathematics using system c", Journal of Advanced Research in Computer and Communication Engineering 2011.
- [5] Prabhas S kasliwal, B P Patil, D K Goutham, "Performing evaluation of squaring operation by vedic mathematics", Journal 2011.

- [6] Aniruddha Kanhe, Shishir Kumar Das, Ankit Kumar Singh, "Design and implementation of low power multiplier using vedic multiplication technique", International Journal of computer science and communication techniques, Vol. 3 No.1 Jan-June 2012.
- Shashank Chaturvedi, Vandana Roy, Ankur Soni, Komal Kanojia, "FIR Filter Design Using Vedic Mathematics", International Journal of Engineering Innovation & Research Volume 2, Issue 6, ISSN: 2277 – 5668
- [8] R.Geetha and R.Bhavya, "Design of FIR filter using different multiplier architecture for high speed and low power application", International Journal of MC Square Scientific research Vol.9, No.1 April 2017.
- [9] Akshata R, Prof. V.P.Geiji, Prof.B.R.Pandurang, Kanchan A. Joshi, "DESIGN OF HIGH SPEED FFT USING VEDIC MATHEMATICS", International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 02, Issue 06, June – 2015.
- [10] Anuradha Savadhi, Raju Yanamshetti, Shewata biradar, "Design and implementation of 64 bit IIR filter using vedic multipliers", International conference on CMS-2016
- [11] Roopa Martha, "design implementation of micro programed FIR filter using vedic multiplier with compressers", IJIET 2016
- [12] Y.Angelin Jasmine, C.Chitra, "low power high speed FIR filter using vedic multiplier", International journal of pure and applied mathematics Volume 118 no.20 2018.
- [13] Garima Rawat, Khyati Rathore, Siddharth Goyal, Shefali Kala and Poornima Mittal, "Design and Analysis of ALU: Vedic Mathematics Approach", International Conference on Computing, Communication and Automation, ICCCA2015.
- [14] A. K. Itawadiya, R. Mahle, V. Patel, D. Kumar, "Design a DSP operation using Vedic Mathematics", IEEE Int. Conf. on communication and signal processing (ICCSP), 2013, India. pp. 897-902.
- [15] Asmita Havelia, "FPGA implementation of a vedic convolution algorithm", International Journal of Engineering research and applications Vol.2, issue 1, Jan-Feb 2012, 678-884.
- [16] Naheean Rahim, Shamayla Islam, Iqbalur R. Rokon, "Design of a Modified Gabor Filter with Vedic Multipliers Using Verilog HDL", International Journal of Information and Electronics Engineering, Vol. 5, No. 5, September 2015.
- [17] Sunitha M K, Harsha B K, "Design and Implementation of Gabor Type Filters on FPGA", The International Journal Of Engineering And Science (IJES) Volume 3 Issue 6,2014
- [18] M Srinivas, M Praveena, "Design of a Modified Gabor Filter by Using Verilog HDL", International Journal of Engineering Research and Applications (IJERA) Vol. 2, Issue 3, May-Jun 2012.
- [19] Idros, M.F.M Mohamed, S.A Razak, A.H.A Zoolfakar, A.S AlJunid, "Improvisation Of Gabor Filter Design Using Verilog Hdl"2010, International conference on electronic device, system and applications[ICEDSA2010].
- [20] Weitao Li, KeZhi Mao, Hong Zhang, Ianyou Chai "Selection Of Gabor Filters For Improved Texture Feature Extractiont", Proceedings of 2010 IEEE 17th International Conference on Image Processing September 26- 29, 2010, Hong Kong.
- [21] Khadar Imran, K.Sowmya, "Linear Convolution Using UT Vedic Multiplier", International journal of Engineering and technology, 7(2.8)-2018.